# P598 - Conduction-Cooled FPGA-based USM Main PMC

- Main PMC for USM Universal Submodules
- Conduction-cooled (CCPMC)
- 1 USM slot
- 1 FPGA 33,216 LE (for user-defined I/O and Nios® soft core)
- 32 MB DDR2 SDRAM
- 2 MB Flash
- -40 to +85°C with qualified components




USM Universal Submodules make PMC modules more flexible than ever. The conduction-cooled main PMC P598 gets its specific function through the IP cores implemented inside the onboard FPGA. This function can be changed at any time through implementation of different IP cores. The corresponding line drivers are realized on the USM which is simply plugged on the P598.

The same USM may also be used on convection-cooled PMCs and XMCs or main M-Modules. A new design is then limited to the USM module and the FPGA content and therefore saves development time and costs. A Nios® soft processor implemented in the Cyclone® II FPGA by Altera® provides local intelligence where needed.

The growing range of Wishbone-based standard IP cores from MEN comprise different UARTs, Ethernet, fieldbus interfaces, digital I/O etc. For users that like to write and/or implement specific IP cores on their own a complete development kit is available. The kit is based on a function-identical convection-cooled PMC module with front I/O. The USM concept has been developed for harsh environment. Therefore, the P598 uses robust connectors to the USM, while all other components are soldered, and operates in a -40 to +85 °C temperature range with qualified components.

The P598 is a conduction-cooled PMC mezzanine card suitable for any compliant host carrier board in any type of bus system, i.e. CPCI, VME or on any type of stand-alone SBC. Appropriate carrier cards in 3U, 6U and other formats are available from MEN or other manufacturers.

### Diagram



#### **Technical Data**

Builded district and/or additional hardware implemented on USM Universal Submodule (not included)   Background				
o Soldered DDR2 o DDR2 o DR2 o DR2 o DR2 o DR2 o DR2 o SPGA-Controlled a ZMM non-volatile Flash o For FPGA data and Nios® firmware FPGA-Controlled a ZMM non-volatile Flash o For FPGA data and Nios® firmware FPGA-Controlled  a Standard factory FPGA configuration:     Main bus interface     Main bus interface     Maters® SOPC Unit Incl. Nios® Ilif soft processor, GPIO, UART and DDR2 SDRAM control     Mishboure b-ovakoning Avador® Lo-Mishboure bridges     Chameleon Table V2     Interrupt controller, SMBus controller     Pot to Withboure bridge, ID EPROM emulation     Interrupt controller, SMBus controller     Interrupt controller, SMBus controller     Interrupt controller, GPIO CPIO controller (2 IP cores, for onboard LEDs and 8-bit I/O)     The FPGA offers the possibility to add customized I/O functionality. See FPGA.  USM Slot  One slot for a standard USM module For implementation of line drivers and/or additional hardware  ### PCI interface to detect the USM module FPMC Characteristics (PCI)  Complaint with PCI Specification 2.2     32-2bin/33-MHz, 3.3V V(I/O)     Target  Peripheral Connections  Wis Pn4 rear I/O connector  ### Supply voltage depends on implementation and signal routing of USM     Supply voltage/power consumption:     Interrupt of USM Supply voltage forems consumption:     Interrup	Functionality			
a Main bus interface a Altera® SOPC Unit incl. Nios® II/f soft processor, GPIO, UART and DDR2 SDRAM control wishbone-to-Avalon®/Avalon®-to-Wishbone bridges c Chameleon Table V2 c Interrupt controller, SMBus controller PCI to Wishbone bridge, ID EEPROM emulation c 162034_GPIO - GPIO controllers (2 IP cores, for onboard LEDs and 8-bit I/O) The FPCA offers the possibility to add customized I/O functionality. See FPGA.  USM Slot One slot for a standard USM module For implementation of line drivers and/or additional hardware  Eight onboard LEDs, FPGA-controlled PC interface to detect the USM module  PC complaint with PCI Specification 2.2 32-bit/33-MHz, 3.3V V(I/O) Target  Peripheral Connections    Solation voltage:   Voltage depends on implementation and signal routing of USM   Supply voltage/power consumption:   +5V (396+596), FPGA ide   VJSO plugged: approx. 118mA, memory test / USO plugged: 122mA   +33 - 34 - 35 - 35 - 35 - 35 - 35 - 35 -	Memory	<ul> <li>Soldered</li> <li>DDR2</li> <li>132MHz memory bus frequency</li> <li>FPGA-controlled</li> <li>2MB non-volatile Flash</li> <li>For FPGA data and Nios® firmware</li> </ul>		
For implementation of line drivers and/or additional hardware	FPGA	<ul> <li>Main bus interface</li> <li>Altera® SOPC Unit incl. Nios® II/f soft processor, GPIO, UART and DDR2 SDRAM control</li> <li>Wishbone-to-Avalon®/Avalon®-to-Wishbone bridges</li> <li>Chameleon Table V2</li> <li>Interrupt controller, SMBus controller</li> <li>PCI to Wishbone bridge, ID EEPROM emulation</li> <li>16Z045_FLASH - Flash interface</li> <li>16Z034_GPIO - GPIO controllers (2 IP cores, for onboard LEDs and 8-bit I/O)</li> </ul>		
PMC Characteristics (PCI)  Compliant with PCI Specification 2.2 32-bit/33-MHz, 3.3V V(I/O) Target  Via Pn4 rear I/O connector  Electrical Specifications  Isolation voltage: Voltage depends on implementation and signal routing of USM Supply voltage/power consumption: Supply voltage/supprox. 118mA, memory test / USO plugged: 122mA Supply s	USM Slot			
### 32-bit/33-MHz, 3.3V V(I/O) ### Target  Peripheral Connections  ### Via Pn4 rear I/O connector  ### Isolation voltage:    Voltage depends on implementation and signal routing of USM   Supply voltage/power consumption:   +5V (-3%/+5%), FPGA idle / USO plugged: approx. 118mA, memory test / USO plugged: 122mA + 3.3V (-5%/+5%), FPGA idle / USO plugged: 76mA, memory test / USO plugged: 82mA     MTBF: 848,597h @ 40°C according to IEC_TR 62380 (RDF 2000)    Mechanical Specifications	Miscellaneous	7		
Isolation voltage:   Voltage depends on implementation and signal routing of USM	PMC Characteristics (PCI)	■ 32-bit/33-MHz, 3.3V V(I/O)		
Voltage depends on implementation and signal routing of USM	Peripheral Connections	■ Via Pn4 rear I/O connector		
In accordance with VITA 20 (proposed Draft Standard for Conduction Cooled PMC)  Weight: 36g (w/o USM module)  Temperature range (operation):  -40+85°C (qualified components), conduction-cooled  Airflow: min. 10m³/h  Temperature range (storage): -40+85°C  Relative humidity (operation): max. 95% non-condensing  Relative humidity (storage): max. 95% non-condensing  Altitude: -300m to + 3,000m  Shock: 15g/11ms  Bump: 10g/16ms  Vibration (sinusoidal): 2g/10150Hz  Conformal coating on request	Electrical Specifications	<ul> <li>Voltage depends on implementation and signal routing of USM</li> <li>Supply voltage/power consumption:         <ul> <li>+5V (-3%/+5%), FPGA idle / US0 plugged: approx. 118mA, memory test / US0 plugged: 122mA</li> <li>+3.3V (-5%/+5%), FPGA idle / US0 plugged: 76mA, memory test / US0 plugged: 82mA</li> </ul> </li> </ul>		
<ul> <li>-40+85°C (qualified components), conduction-cooled</li> <li>Airflow: min. 10m³/h</li> <li>Temperature range (storage): -40+85°C</li> <li>Relative humidity (operation): max. 95% non-condensing</li> <li>Relative humidity (storage): max. 95% non-condensing</li> <li>Altitude: -300m to + 3,000m</li> <li>Shock: 15g/11ms</li> <li>Bump: 10g/16ms</li> <li>Vibration (sinusoidal): 2g/10150Hz</li> <li>Conformal coating on request</li> </ul>	Mechanical Specifications	<ul> <li>In accordance with VITA 20 (proposed Draft Standard for Conduction Cooled PMC)</li> </ul>		
Safety PCB manufactured with a flammability rating of 94V-0 by UL recognized manufacturers	Environmental Specifications	<ul> <li>-40+85°C (qualified components), conduction-cooled</li> <li>Airflow: min. 10m³/h</li> <li>Temperature range (storage): -40+85°C</li> <li>Relative humidity (operation): max. 95% non-condensing</li> <li>Relative humidity (storage): max. 95% non-condensing</li> <li>Altitude: -300m to + 3,000m</li> <li>Shock: 15g/11ms</li> <li>Bump: 10g/16ms</li> <li>Vibration (sinusoidal): 2g/10150Hz</li> </ul>		
	Safety	■ PCB manufactured with a flammability rating of 94V-0 by UL recognized manufacturers		

#### **Technical Data**

EMC	<ul> <li>Radio disturbance: no connection outside housing, therefore radio disturbance not relevant</li> <li>ESD/burst: no external interface connector, therefore ESD and burst not relevant</li> </ul>
Software Support	<ul> <li>Flash update tools for Linux, Windows®, VxWorks®, QNX®</li> <li>Driver software depending on implemented FPGA functions</li> <li>For more information on supported operating system versions and drivers see Downloads.</li> </ul>

#### **FPGA**

This product offers the possibility to	o add customized I/O functionality in FPGA.	
Flexible Configuration	<ul> <li>Customized I/O functions can be added to the FPGA.</li> <li>It depends on the board type, pin counts and number of logic elements which IP cores make sense and/or can be implemented. Please contact MEN for information on feasibility.</li> <li>You can find more information on our web page "User I/O in FPGA"</li> </ul>	
FPGA Capabilities	<ul> <li>FPGA Altera® Cyclone® II EP2C35</li> <li>33,216 logic elements</li> <li>483,840 total RAM bits</li> <li>Supports Nios® II soft processor</li> <li>Connection</li> <li>Functions can be linked to Wishbone or Avalon® bus</li> <li>Available pin count: 46 pins (FPGA to USM)</li> <li>Functions available via USM at rear I/O connector</li> <li>MEN offers an FPGA Development Package as well as Flash update tools for different operating systems.</li> <li>Package comes with function-identical convection-cooled PMC module with front I/O</li> <li>Only for development of FPGA, independent of conduction cooling</li> </ul>	
MEN IP Cores	<ul> <li>MEN offers a large number of standard IP cores.</li> <li>Examples: <ul> <li>IDE (e.g. PIO mode 0, UDMA mode 5)</li> <li>UARTS</li> <li>CAN bus</li> <li>Display control</li> <li>Fast Ethernet (10/100Base-T)</li> <li></li> </ul> </li> <li>For IP cores developed by MEN please refer to our IP core overview. <ul> <li>IP Core compare chart (PDF)</li> </ul> </li> <li>MEN also offers development of new (customized) IP cores.</li> </ul>	
Third-Party IP Cores	<ul> <li>Third-party IP cores can also be used in combination with MEN IP cores.</li> <li>Examples:         <ul> <li>www.altera.com</li> <li>www.opencores.org</li> </ul> </li> </ul>	
FPGA Design Environment	<ul> <li>Altera® offers free download of Quartus® II Web Edition</li> <li>Complete environment for FPGA and CPLD design</li> <li>Includes schematic- and text-based design entry</li> <li>Integrated VHDL and Verilog HDL synthesis and support for third-party synthesis software</li> <li>SOPC Builder system generation software</li> <li>Place-and-route, verification, and programming</li> <li>Altera® Quartus® II Web Edition FPGA design tool</li> </ul>	

## **Ordering Information**

Standard P598 Models	15P598-00	USM main PMC, conduction cooled, -40+85°C with qualified components	
Miscellaneous Accessories	05P000-01	25 mounting screw sets to fix PMC/XMC modules on carrier boards	
	08US00-00	Universal Submodule for prototyping, -40+85°C qualified	
Software: FPGA	16P599-00	Nios® PMC USM FPGA Development Package (MEN) (without Altera® Quartus® II) (license included in PMC USM FPGA Development Kit)	
Software: Linux	This product is de from MEN.	signed to work under Linux. See below for potentially available separate software packages	
	13Z017-06	MDIS5 low-level driver sources (MEN) for 16Z034_GPIO, 16Z037_GPIO and 16Z127_GPIO	
	13Z100-91	Linux FPGA update tool (MEN)	
Software: Windows®	This product is designed to work under Windows®. See below for potentially available separate software packages from MEN.		
	13P599-77	Windows® Installset (MEN) for P599, P598 and PMC USM FPGA development kit (Includes all free drivers developed by MEN for the supported hardware.)	
	13Y018-70	Windows® 64-bit FPGA update tool (MEN)	
Software: VxWorks®	•	signed to work under VxWorks®. For details regarding supported/unsupported board efer to the corresponding software data sheets.	
	13Z017-06	MDIS5 low-level driver sources (MEN) for 16Z034_GPIO, 16Z037_GPIO and 16Z127_GPIO	
	13Z100-60	VxWorks® FPGA update tool (MEN)	
Software: QNX®	•	signed to work under $QNX^{\otimes}$ . For details regarding supported/unsupported board functions corresponding software data sheets.	
	13Z017-06	MDIS5 low-level driver sources (MEN) for 16Z034_GPIO, 16Z037_GPIO and 16Z127_GPIO	
	13Z100-40	QNX® FPGA update tool (MEN)	

For operating systems not mentioned here contact MEN sales.

Documentation	Compare Chart mezzanine functions on PMC/XMC and PC-MIP® » Download	
	20P598-00	P598 User Manual
	20US00-00	USM Specification
	21M199-00	P599/M199 Programmer's Guide

#### **Contact Information**

Germany

MEN Mikro Elektronik GmbH Neuwieder Straße 3-7 90411 Nuremberg Phone +49-911-99 33 5-0 Fax +49-911-99 33 5-901

info@men.de www.men.de France

MEN Mikro Elektronik SAS 18, rue René Cassin ZA de la Châtelaine 74240 Gaillard Phone +33 (0) 450-955-312 Fax +33 (0) 450-955-211

info@men-france.fr www.men-france.fr USA

MEN Micro Inc. 860 Penllyn Blue Bell Pike Blue Bell, PA 19422 Phone (215) 542-9575 Fax (215) 542-9577

sales@menmicro.com www.menmicro.com

The date of issue stated in this data sheet refers to the Technical Data only. Changes in ordering information given herein do not affect the date of issue. All brand or product names are trademarks or registered trademarks of their respective holders.

MEN is not responsible for the results of any actions taken on the basis of information in the publication, nor for any error in or omission from the publication.

MEN expressly disclaims all and any liability and responsibility to any person, whether a reader of the publication or not, in respect of anything, and of the consequences of anything, done or omitted to be done by any such person in reliance, whether wholly or partially, on the whole or any part of the contents of the publication.

The correct function of MEN products in mission-critical and life-critical applications is limited to the environmental specification given for each product in the technical user manual. The correct function of MEN products under extended environmental conditions is limited to the individual requirement specification and subsequent validation documents for each product for the applicable use case and has to be agreed upon in writing by MEN and the customer. Should the customer purchase or use MEN products for any unintended or unauthorized application, the customer shall indemnify and hold MEN and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim or personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that MEN was negligent regarding the design or manufacture of the part.

In no case is MEN liable for the correct function of the technical installation where MEN products are a part of.

Copyright © 2014 MEN Mikro Elektronik GmbH. All rights reserved.